Abstract-Gate depletion and boron penetration through thin gate oxide place directly opposing requirements on the gate engineering for advanced MOSFET's. In this paper, several important issues of deep-submicron CMOS transistor gate engineering are discussed. First, the impact of gate nitrogen implantation on the performance and reliability of deep-submicron CMOSFET's is investigated. The suppression of boron penetration is confirmed by the SIMS profiles, and is attributed mainly to the diffusion retardation effect in bulk polysilicon by the presence of nitrogen. 
I. INTRODUCTION
N EW technical challenges emerge as the critical dimensions of semiconductor MOS transistors are continually scaled down to deep-submicron for higher levels of integration and performance. The MOSFET gate engineering becomes an increasingly important technology component in the overall transistor design. The demand for gate engineering has been driven by several technical concerns. First, as transistor gate length scaled down to 0.25 m and below, the dual-doped gate process becomes dominant over the single-doped gate process because of the surface-operation mode for both nand p-channel MOSFET's, which helps to improve the shortchannel effect immunity [1] . The dual-gate process also makes it possible to implement CMOS transistors with low and symmetric threshold voltages, which is important for lowpower applications [2] . However, a major challenge for dualgate CMOS process is to prevent gate dopant (boron) to diffuse through very thin gate oxide into the active channel during dopant activation and annealing. Boron penetration results in charge trapping at gate/SiO interface and in gate oxide. It can also cause transistor threshold voltage shifts, which can make the process less controllable, because the local nonuniformity of boron penetration results in more scattered transistor parameters. Second, gate-depletion effect due to insufficient dopant activation in a low-thermal-budget process becomes more significant in MOSFET with either scaled gate oxide thickness or scaled supply voltage. The gate-depletion effect results in drive current degradation. Third, with the MOSFET channel length getting shorter, the effect of channel dopant fluctuation will become more severe and eventually be one of the major concerns. A reasonable solution is to make the transistor threshold voltage as determined only by gate electrode work function engineering, rather than by channel dopant density.
Several technologies have been proposed to suppress boron penetration. Thermally nitrided oxide or reoxidized nitrided oxide in NO, N O, or NH ambient can act as a diffusion barrier for boron [3] - [6] . However, a higher thermal budget is required for nitrided oxide, which is not desirable for future CMOS process. The nitridation in NH was reported to introduce a large number of interface traps [7] and fixed oxide charges [8] . Direct nitrogen implantation into the gate material is a new technology featuring process simplicity [9] - [11] . However, the impact of gate nitrogen implant on the overall behavior of CMOS transistors is not quite well understood. Amorphous silicon ( -Si) has been proposed as an alternative gate material to suppress boron penetration [12] , [13] . Yet no direct comparison has been made in terms of the MOS transistor performance among different gate microstructures.
The typical low-thermal-budget process reduces the gate dopant activation. For process simplicity, the gates are typically doped by the same ion implantation that forms the source and drain. This gate doping method does not yield very high active dopant concentration at the critical gate-dielectric interface, leading to problems with depletion of the gate when 0018-9383/98$10.00 © 1998 IEEE TABLE I  PROCESS SPLIT OF GATE NITROGEN IMPLANTATION  (NITROGEN IMPLANT ENERGY: 40 keV. RTA TIME: 10 s) the channel is biased into strong inversion. As a result, the band-bending in the gate depletion region causes a drop in the effective gate voltage, degrading the MOSFET current drive [14] . The gate-depletion effect is exacerbated as the gate oxide thickness and/or supply voltage is scaled down [15] , [16] . Clearly the elimination of gate-depletion effect is a necessity in order to yield better transistor performance.
For the first time, a comprehensive investigation is presented on these important issues of advanced gate engineering for deep-submicron MOSFET. The paper is divided into four parts. In Section II, the impact of gate nitrogen implantation on CMOSFET performance is investigated. In Section III, the impact of gate microstructure is addressed. In Section IV, an analytical model for gate-depletion effect is proposed and the impact of gate depletion on the CMOS inverter propagation delay is discussed. Finally, in Section V, the behavior of polySi Ge as an alternative gate material is studied for the effective suppression of gate-depletion effect.
II. GATE NITROGEN IMPLANTATION

A. Experiment
MOS capacitors and MOS transistors were fabricated by a dual-doped gate 0.25-m CMOS process. The gate-oxide thickness is 47Å. After the gate material deposition, nitrogen N was implanted into the gate material. The nitrogen was implanted at varying doses , cm and at an energy of 40 KeV. After gate definition, n LDD implant and n source/drain implant (As, 40 KeV, cm ) were performed. P source/drain implant BF , 40 KeV, cm was then performed followed by RTA annealing. The RTA annealing temperature had a two-way split (1000 C, 1050 C) in order to study the effect on boron diffusion. The gates were silicided during salicidation process. To investigate the impact of gate microstructure on transistor performance, the gate material was formed by hot-well LPCVD deposition of either a poly-Si A or an -Si -Å thin film. The process was otherwise identical for both gate materials. The process split condition is shown in Table I . in both p-and n-channel devices with increasing nitrogen dose implies that some positive fixed charge might be introduced into the gate oxide. Fig. 1(a) shows the long-channel threshold voltages of p gate p-MOSFET's. For the standard wafer (without gate nitrogen implantation), an RTA annealing at 1050 C already results in severe boron penetration. Increasing nitrogen implant dose effectively suppresses the boron penetration. With a nitrogen dose of cm or larger, boron penetration is completely suppressed even at the higher RTA annealing temperature (1050 C). However, as nitrogen implant dose increases, the p gate shows more depletion as is clearly seen in the long-channel data. At a nitrogen dose of cm , the p-channel MOSFET shows large negative shift and larger scatter in the data, which is an indication of severe gate depletion. The impact of nitrogen implant on n gate transistor is also studied [ Fig. 1(b) ]. It is believed that gate nitrogen implant created some positive fixed charge in the gate oxide, because the of either p-channel or n-channel MOSFET's shifts negatively with increasing nitrogen implant dose. Fig. 2(a) shows the quasi-static curves in a p gate n-substrate MOS capacitor. The increase of gate nitrogen implant dose increases the gate depletion, which is reflected in the reduction of gate capacitance in the strong inversion region. At a nitrogen dose of cm , the recovery of gate capacitance appears at large bias, indicating that the onset of polysilicon inversion occurs. The behavior of MOS curves is quite consistent with the measured MOSFET data. The quasi-static curves in an n gate psubstrate MOS capacitor [ Fig. 2(b) ] suggest that only minor modification happens to the As profile near the gate-oxide interface, as is reflected in the curvature change of the curve in the inversion region. Fig. 3 (a) and (b) shows the SIMS profiles of both nitrogen and boron, respectively, in a p gate MOS capacitor. It is quite clear that the nitrogen presence in the bulk poly-Si retards the boron diffusion, although a nitrogen pileup in the polysilicon/SiO interface may also contribute to boron suppression to some degree. Because more boron is confined in the bulk of the polysilicon, the boron concentration near the polysilicon/SiO interface becomes lower, which results in relatively larger gate depletion as expected from both and quasi-static data.
B. MOSFET Threshold Voltage
C. C-V Characteristics
D. SIMS Profiles
E. MOSFET Characteristics
Wafers with a nitrogen implant dose of either cm or cm show that the MOSFET characteristics are as good or slightly better than the standard wafer without gate nitrogen implantation (Fig. 4) . The superior characteristics of MOSFET's with gate nitrogen implantation is believed to be due to the following 
F. Gate Sheet Resistance
The polysilicon gate sheet resistance is shown in Fig. 5 . It is found that gate nitrogen implantation impacts both unsilicided and silicided gate sheet resistance. For this particular experiment, which has not been optimized, the unsilicided increases from 250 sq (no nitrogen implant) to 270 sq cm , and to 380 sq cm ; silicided increases from 11 sq (no nitrogen implant) to 15 sq cm and cm From the SIMS profiles in Fig. 3 , it is seen that the formation of silicide is hampered when a large nitrogen dose cm is implanted. This is reflected in the relatively thicker polysilicon electrode region in the SIMS profile (very close to the as-deposited polysilicon thickness, 2000Å) for cm wafer as compared with other wafer splits.
G. Oxide
The inversion-mode MOSFET data is shown in Fig. 6 . The suppression of boron penetration helps to improve the gate oxide quality. It is suggested that in order to have significant improvement in p-channel MOSFET , the nitrogen implant dose has to be greater than cm Although the nchannel MOSFET decreases slightly with the nitrogen dose, it is about one order of magnitude higher than the p-channel MOSFET
H. Short-Channel Performance
The roll-off (up) characteristics for p-channel and n-channel MOSFET's are shown in Fig. 7(a) and (b) , respec- tively. The reverse short-channel effect (i.e., roll-up) is believed to be due to defect-enhanced impurity diffusion or redistribution in the channel region. The dopant redistribution is not directly related to nitrogen implant in the gate, since it also appears in the standard wafer. However, nitrogen implant suppresses boron penetration, thus helping to reduce the dopant compensation in the channel region (near source or drain junctions). For n-channel MOSFET's, there is no obvious change in the roll-off behavior. However, for p-channel MOSFET's, roll-off becomes more prominent with increasing gate nitrogen implant dose. This is because that more nitrogen implant results in more gate depletion, which increases the effective gate oxide thickness and hence worsens the short-channel performance.
III. IMPACT OF GATE MICROSTRUCTURE
A. Comparison Between Polsilicon Gate and Amorphous Silicon Gate
To study the boron penetration effect, long-channel 's were measured for both polysilicon and amorphous silicon gate p gate p-channel MOSFET's (Fig. 8) . It is found that at an RTA annealing temperature of 1000 C, no significant boron penetration is observed for either polysilicon or amorphous silicon gate devices. However, at a higher RTA annealing temperature of 1050 C, both devices show a positive shift and larger scattering in the data, indicting that boron has penetrated into the channel. The data demonstrates that the amorphous silicon gate MOSFET has a much better capability to suppress boron penetration, which is reflected by the smaller shift and less data instability as compared with the polysilicon gate MOSFET when the RTA annealing temperature increases from 1000 to 1050 C The gatedepletion effect was studied by measuring the MOS capacitor quasi-static curves. It is noticed that the depletion in amorphous silicon is slightly more severe than polysilicon (Fig. 9) . The result indicates that amorphous silicon reduces the gate dopant diffusion but increases gate depletion. From the TEM photos it is clearly shown that the average grain size of polysilicon is smaller than that of the amorphous silicon after the high-temperature RTA (Fig. 10) . The observed results can be explained by the difference of the impurity diffusion along the grain boundary of gate material. Namely, as the small-size polysilicon has a lot of grain boundary, the impurity implanted into polysilicon can be easily diffused closed to the polysilicon/SiO interface by the heat treatment after implantation. On the other hand, in p-channel MOSFET boron can be more easily diffused through thin gate oxide, causing significant instability. Although Fig. 9 is for pchannel MOSFET, n-channel MOSFET exhibits exactly the same trends, i.e., more severe gate depletion in amorphous silicon. Both n and p-channel MOSFET's with a polysilicon gate outperform their counterparts with an amorphous silicon gate in terms of the characteristics (Fig. 11 ) as a result of less gate-depletion (hence improved short-channel performance). Fig. 12 illustrates the difference of linear transconductance between polysilicon and amorphous silicon gate n-channel MOSFET's as a function of the gate length. At long-channel the of polysilicon gate transistor is about 4% larger than that of -Si gate transistor. The difference increases dramatically when m TEM examination shows that the cross-section LDD spacer profiles and electrically measured effective channel length are almost identical, thus eliminating the possible contribution from the difference. This gate-lengthdependent difference can be interpreted as follows: At long-channel, an "intrinsic" difference exists due to the active impurity doping difference near the gate/SiO interface. Amorphous silicon has larger grain size or smaller grain boundary, therefore less dopant impurity implanted can be diffused closed to the polysilicon/SiO interface by the heat treatment after implantation. The impurity density near the amorphous silicon/SiO interface is relatively lower than that in the polysilicon. When the gate length shrinks to below 0.25 m, which is comparable to the average grainsize of amorphous silicon, the grain boundary in amorphous silicon is significantly reduced, resulting in a reduced impurity density near the interface. The gate-depletion effect becomes more significant in amorphous silicon as the gate length further reduced below 0.25 m, which is responsible for the drastically increased difference in transistor
B. Gate-Length-Dependent Gate Depletion Effect
IV. GATE-DEPLETION EFFECT IN SCALED MOSFET's
A. Analytical Model of Gate-Depletion Effect
In order to investigate the impact of gate-depletion effect on the performance of CMOS integrated circuits, a physical model of gate-depletion effect in scaled MOSFET is developed under one-dimensional (1-D) approximation. The gate material is treated as single crystal silicon for simplicity. The gatedepletion layer thickness is given by where is the electric field in the gate oxide and is the electrically activated gate dopant density near the gate/SiO interface. The gate oxide electric field is solved to be (1) Fig. 13 . The gate-depletion effect in scaled MOSFET's under a high-performance scenario [17] .
where is the flat-band voltage and is the channelsurface potential at inversion. The voltage drop across the gate-depletion region, , is given by Fig. 13 shows the gate-depletion effect in scaled MOSFET's under a high-performance scaling scenario as proposed in [17] . In MOSFET's with 1 V supply voltage, a 10-30% loss of gate voltage due to could occur under the proposed scaling scenario, corresponding to an effective gate/SiO interface doping density ranging from to cm Therefore advanced gate engineering is crucial in designing low-voltage/ultrathin gate oxide CMOS transistor. It is worth noting that the results predict the "intrinsic loss" of current drive as a direct result of gate-depletion effect, which counteracts the enhancement of current drive benefited from the device scaling.
The impact of gate-depletion effect on CMOS circuit performance is composed of three factors: 1) the degradation of MOSFET current drive, 2) the reduction of gate capacitance, and 3) the loading condition. The degradation (or reduction) ratios of and are approximated by
respectively, and the overall degradation ratio of the CMOS inverter propagation delay is given by (4) where the subscript " " denotes the ideal device without gate-depletion effect. Here, is the interconnect loading capacitance. It is noted that when , On the other hand, when ,
B. Results and Discussion
The impact of gate-depletion effect on the CMOS inverter propagation delay is investigated through both analytical model calculation and two-dimensional (2-D) mixed-mode numerical simulation by TMA-MEDICITM. Fig. 14 shows the degradation (or reduction) ratios of , , and for two different CMOS technologies: 2.5 V/0.25 mÅ, V , and 1.0 V/0.18 mÅ, V When is cm , the MOSFET drive current is degraded by 20-35% from an ideal transistor without gate depletion. The predicted degradation of propagation delay agrees well with the results from 2-D mixed-mode device simulation for simple unloaded CMOS inverters. The of CMOS inverter as a result of gate oxide scaling is shown in Fig. 15 . The speed degradation becomes more significant in the low-voltage device.
V. POLY-Si
Ge GATE TECHNOLOGY
In the effort to reduce the gate-depletion effect, alternative gate materials should be sought. Poly-Si
Ge is a promising gate material because of its process compatibility and favor- able electrical properties such as lower sheet resistance and higher dopant activation rate [18] , [19] . In this section, the gate-depletion effect in poly-Si Ge gate MOS structure is investigated.
A. Experiment
Poly-Si Ge and polysilicon gate capacitors were fabricated on (100) p-type silicon wafers with LOCOS isolation. After active region definition, channel boron implant was performed through a 200Å sacrificial oxide. Wafers were then divided into six splits. Undoped polysilicon was deposited at 600 C over thermal gate oxide with thickness of 35, 45, and 65Å. Undoped poly-Si Ge was deposited at 550 C [20] over oxide of the same thickness split. The specific germanium mole fraction was chosen to provide a high dopant activation rate [18] . The gate films were deposited in a conventional LPCVD system with final thickness between 2500Å and 3000Å. Phosphorus was then implanted into all wafers at 60 KeV, at doses ranging from cm to cm After gate patterning, all devices were annealed at 900 C for 40 min, followed by backside etching and finally a 400 C forming gas anneal.
B. Performance of MOS Capacitor
The quasi-static curves and the electrical properties for MOS capacitors with different oxide thickness and gate implant doses were obtained. Fig. 16 shows the curves for both poly-Si Ge and polysilicon gate for various oxide thickness at the same gate doping level. It is found that polySi Ge gate devices exhibit less gate depletion. Furthermore, as gate oxide becomes thinner, the benefit of Si Ge gate becomes more obvious. The impact of gate depletion on transistor current drive is estimated by the inversion charge, As shown in Fig. 17 , the ratio SiGe , Si increases as -increases. Compared with conventional polysilicon gate device, 6% current gain is expected in polySi Ge gate device with 35Å gate oxide at -V. To further investigate dopant activation in the polysilicon, a self-consistent 1-D simulator was employed. This simulator was developed at UC Berkeley and accounts for both gate-depletion effect and inversion-layer quantization effect [21] . By solving coupled Schrodinger and Poisson equations and Fermi-Dirac statistics, curves can be generated. The electrically active dopant concentration near the gate/SiO interface, -, can be extracted by fitting the measured curve to the simulated curve (Fig. 18 ). In reality, -represents only the concentration within the first 10Å of the gate/SiO interface, and the bulk active dopant concentration -, measured from the Hall measurement may differ significantly. The physical dopant concentration -was then estimated from the implant dose divided by the film thickness. The relationship among three doping quantities are shown in Fig. 19 . It can be seen that with the same gate dose of cm , the poly-Si Ge gate shows twice as much -as the polysilicon gate. Lower sheet resistance and higher activation rate of phosphorus in poly-Si Ge due to higher -were also found, consistent with the previous findings [18] , [19] . The ratio -and -represents the dopant activation rate. A 2.5 times larger activation rate was found in poly-Si Ge than in polysilicon for an implant dose of cm , which suggests that a lower dopant concentration can be used in poly-Si Ge gate for a given amount of gate depletion. The lower dopant concentration would lead to reduced dopant penetration.
VI. SUMMARY
Advanced gate engineering has become increasingly important in deep-submicron and even sub-0.1-m CMOS transistor design. Gate nitrogen implantation technology has been demonstrated to be an effective approach to resolve the boron penetration problem in dual-doped gate CMOS process. Nitrogen implantation may cause gate-depletion and have some negative impact on the salicidation process when the implant dose is too high. However, proper choice of nitrogen implant condition can effectively suppress the boron penetration without degrading the performance in either p aget p-channel or n gate n-channel MOSFET's. Gate oxide can be improved as a direct result of the suppression of boron penetration. For the studied device with a 2000Å polysilicon gate, the optimum nitrogen N dose is cm at an energy of 40 KeV. At cm gate depletion effect is enhanced and salicidation process is negatively affected, degrading the transistor performance. Suppression of boron penetration is mainly attributed to the retardation of impurity diffusion in bulk polysilicon by the presence of nitrogen.
The impact of gate microstructure on the transistor performance could be a concern in sub-0.25-m CMOS processes. Although amorphous silicon gate provides better capability to suppress boron penetration in p-MOSFET's, its enhanced gatedepletion effect in very-short-gate devices (when becomes comparable to the average grain size) causes performance degradation in both n and p-MOSFET's. Because of the improved short-channel immunity, the polysilicon gate MOSFET outperforms the amorphous silicon gate MOSFET in terms of the characteristics in the sub-0.25-m regime. Gate depletion and boron penetration through thin gate oxide place directly opposing requirements on the gate engineering for advanced MOSFET's. The ideal gate engineering would raise the active dopant concentration without raising the total dopant concentration, i.e., would raise the dopant activation rate. An analytical model for gate-depletion effect is proposed and the overall impact of gate depletion on CMOS inverter propagation delay includes the degradation of MOSEFT driving current, the reduction of gate capacitance, and the loading condition. Overcoming gate-depletion effect is crucial in low-voltage/ultra-thin oxide MOSFE's. polySi Ge provides higher activation rate and higher active dopant concentration near the gate-dielectric interface. Reduction of gate depletion was observed for poly-Si Ge as compared with polysilicon. As a result, poly-Si Ge gate MOSFET provide more inversion charge and therefore potentially higher current drive. as an advisor to many industry, government, and educational institutions. His present research areas include VLSi devices, silicon-on-insulator devices, hot electron effects, thin dielectrics, electromigration, circuit reliability simulation, and nonvolatile semiconductor memories. He has been awarded several patents on semiconductor devices and technology. He has authored or coauthored four books and over 500 research papers.
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